

and cost have increased explosively and today they could be more than one year and one million dollars, respectively. In order to solve the development time and cost issue, some programmable LSIs such as FPGA, reconfigurable processor, etc. have been proposed. The programmable LSIs usually have more transistors than other LSIs in order to achieve the programmability. Therefore, they consume more power than the others. In this thesis, low-power especially low-leakage circuit design methods with the application to FPGA are investigated.

First, low-power high-speed level shifters are proposed. In the proposed level shifters, because the contention between the pull-up transistors and pull-down transistors is mitigated, the crow-bar current becomes smaller. Therefore, power and delay are smaller than that of the conventional level shifter. The measurement results when 0.35 μm CMOS technology is used, shows that power and delay can be reduced by 50% and 65%, respectively.

Second, the basic logic element of an FPGA, CLB (Configurable Logic Block), with low-leakage current is proposed. In the proposed CLB, sneak leakage issue is dealt. Simulation using 0.15 μm CMOS technology shows that leakage current of the proposed is reduced by two orders compared to that of the conventional CLB.

Next, low-leakage low-power FPGA architecture is proposed. In the proposed FPGA, low-swing interconnect and the proposed level shifter, CLB are adopted. Four CLBs are clustered into one block. A test chip fabricated in 90nm CMOS technology shows that dynamic power of the proposed FPGA can be reduced by 82% compared to that of the conventional FPGA when the speed is half of the achievable maximum speed. Leakage power of the proposed FPGA can be reduced by 89%.

Finally, a CAD for low-power FPGA is proposed. VPR is the commonly used CAD for studying FPGA architecture but it does not have a model to estimate power consumption of FPGA. A power model has been proposed by a group from the University of British Columbia called UBC Power Model. This model is included in the VPR and can be used to investigate many kinds of FPGA which have the island style architecture. However, the UBC Power Model is for only FPGAs with a single supply voltage. A new CAD that available for the use of dual- V_{DD} , low-swing interconnect, Zigzag power-gating and level shifter is proposed. Simulation using the proposed CAD with MCNC benchmark circuits shows that, power consumption of the proposed FPGA which includes dual- V_{DD} , low-swing interconnect, Zigzag power-gating and level shifter can be reduced by 57.4% on average.